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Abstract
The design of general purpose processors relies heavily on a workload gathering step in which
representative programs are collected from various application domains. Processor performance, when
running the workload set, is profiled using simulators that model the targeted processor architecture.
However, simulating the entire workload set is prohibitively time-consuming, which precludes consid-
ering a large number of programs. To reduce simulation time, several techniques in the literature have
exploited the internal program repetitiveness to extract and execute only representative code segments.
Existing solutions are based on reducing cross-program computational redundancy or on eliminating
internal-program redundancy to decrease execution time. In this work, we propose an orthogonal and
complementary loop-centric methodology that targets loop-dominant programs by exploiting internal-
program characteristics to reduce cross-program computational redundancy. The approach employs a
newly developed framework that extracts and analyzes core loops within workloads. The collected
characteristics model memory behavior, computational complexity, and data structures of a program,
and are used to construct a signature vector for each program. From these vectors, cross-workload
similarity metrics are extracted, which are processed by a novel heuristic to exclude similar programs
and reduce redundancy within the set. Finally, a reverse engineering approach that synthesizes executable
micro-benchmarks having the same instruction mix as the loops in the original workload is introduced.
A tool that automates the flow steps of the proposed methodology is developed. Simulation results
demonstrate that applying the proposed methodology to a set of workloads reduces the set size by half,
while preserving the main characterizations of the initial workloads.
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Loops, micro-benchmarks, performance measurement, processor characterization, similarity mea-
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I. INTRODUCTION
A processor is typically optimized for its targeted application-usage domain. The design phase
begins by collecting reference workloads to optimize the processor’s instruction set architecture
(ISA), execution cores, and cache hierarchy. For example, if a processor is targeted for multimedia
usage then the set of reference workloads are chosen from a variety of media applications like
video encoding, signal processing, data mining, etc. Since most domains span a wide range
of applications, we end up with a large workload set. Furthermore, a processor currently at
the beginning of its design cycle will not be released for at least three years. As a result, the
previously chosen programs might become obsolete at release time. Thus, computer architects
study the trend of the target domain to predict where it is headed next so they can choose repre-
sentative programs and include them in the set. Hence the workload collection stage generates a
large workload set. To understand and optimize the processor design, the requirements of each
program must be analyzed separately. To narrow down the design features, computer architects
analyze and characterize the execution behavior of each benchmark. For example, identifying
high data sharing patterns might lead to designing a larger shared level-2 cache for the various
cores rather than a larger independent level-1 caches. Once the general processor features are
decided (ISA, memory hierarchy, number of cores, etc.), a simulator is developed to decide
on the final processor features, e.g., level-1 cache size of 1MB instead of 2MB. Accordingly,
the workload set needs to be simulated with each configuration to determine the best possible
outcome.
To explore further optimization opportunities, the developed simulator collects detailed simu-
lation results from the chosen programs, and thus consumes extensive processing time and power.
Some simulations require days or even months to complete, thus making it infeasible to run all
the workload set with each configuration. To reduce simulation time, architects can resort to
either a less detailed simulation or a reduced workload set. While less detailed simulations lead
to course-grained results, an arbitrary reduction in the simulation set might mask away certain
key results. Recently, researchers adopted the latter solution with systematic reduction techniques
targeting the similarity among workloads. Yet, what is similarity? And how is it defined among
applications?
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Fig. 1: Workflow of proposed framework
Similarity can be measured by identifying similar patterns of operations performed by different
programs. Even though applications might differ by description and by the tasks they perform, it
might be evident that they interact in a similar approach with the processor such that analyzing
and optimizing for only one of them would be sufficient to significantly improve the execution
of the others. Being able to identify this similarity and thus remove redundant programs would
reduce the workload set and thus simulation time. For example, our previous media set might
include both an MPEG and a JPEG codec. Though, by description, one is for videos and the
other is for images, yet the MPEG codec processes each frame using the JPEG codec, which
increases redundancy in the set.
Contribution: In this work, we propose a loop-centric workload characterization methodology
together with an automation tool dubbed ELI-C to systematically analyze and reduce a loop-
dominant workload set. The proposed framework, illustrated in Fig. 1, starts by identifying
and characterizing key loops from the workloads in the set. Using these characterizations, we
construct a feature vector for each loop and feed these vectors into a machine learning tool
that classifies them into clusters based on similarity. Remapping the workloads into a vector
of these cluster centers provides a systematic way to represent these programs so that they can
be compared. We define a similarity score between two workloads as the inner product of the
two workload vectors. Finally, we eliminate similar programs one by one using a heuristic that
works with the feature scores. Using this framework, we attain a 50% reduction in the number
of programs while preserving dynamic characterization features.
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II. LITERATURE REVIEW AND MOTIVATION
Workload characterization has been employed to understand the execution behavior of multi-
processor workloads. It is well known that, due to the power-wall barrier, the trend in micropro-
cessor development has shifted from a faster single processor core to multiple cores integrated
on the same die. However, building simulators for many-core processors is a challenging task.
In fact, very few architectural simulators are designed to exploit the capabilities of multiple
cores offered in today’s processors (e.g., MIT’s Graphite simulator [1]). To curb simulation time
and manage resource challenges for multiprocessor development projects, two complementary
approaches are often adopted to reduce the target set of workloads.
The first approach is to reduce the simulation time of each application by only running smaller
yet representative portions of the application. In [2], a methodology to extract a reasonably sized
interval from the program that has a “similar” fingerprint to the overall program is presented.
This is achieved by building basic block vectors (BBVs) of the program. The BBVs contain
the normalized execution frequency of basic blocks (single entry, single exit portions of the
code). After isolating the initialization section, clustering is performed on the remaining part of
the BBVs to find the reduced set. This method exploits the internal similarity/redundancy of the
programs, and aims at reducing the simulation time by using the representative program phase as
a proxy for the entire program execution. Phase granularity analysis has been studied by [3]. The
SMARTS framework proposed by [4] employs a statistical sampling strategy to predict a given
cumulative property (CPI) of the entire workload with a desired confidence level. It uniformly
samples the program intervals in the dynamic instruction stream for detailed simulation, and uses
fast-forwarding and warm-up on the discarded instructions to speed up the simulation time. In
yet another approach, [5] minimize the input data-set of each workload in the SPEC benchmark
suite to reduce simulation time.
The second approach, which relies more on characterizations, is to identify the similarity
between the workloads and remove redundant programs to yield a smaller representative sub-
set. [6] presents a comprehensive comparison between PARSEC and SPLASH-2 benchmarks.
Their study uses execution-driven simulations on the dynamic binary instrumentation framework
(PIN) to obtain chosen characteristics including instruction mix, working set sizes, as well as
the size and intensity of shared data. Using the collected information, Principle Component
Analysis (PCA) is used to choose the uncorrelated data, followed by hierarchical clustering to
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group similar programs into single clusters. [7] explores the benchmark similarity inside the
SPECcpu 2006 benchmark suite to identify the distinct and representative programs. They use
micro-architecture dependent hardware counters to collect program characteristics. In a similar
methodology to [6], they employ PCA to extract uncorrelated dimensions from a diverse set of
workload characteristics. Finally, program similarity is measured using the K-means clustering
approach. To retrieve workload characterizations, [6] uses PIN, a detailed software simulator,
while [7] exploits the limited hardware counters approach.
Merging both previous approaches, [8] presents a methodology that exploits both the pro-
gram’s internal repetitive phase behavior and cross-program similarities. They use SIMPOINT [9],
a program phase analysis tool, to break each program into intervals and collect their microarchitecture-
independent characteristics. Representative phases from the entire benchmark suite are then
collected. This methodology reduces the number of simulated instructions by a factor of 1.5
over SIMPOINT.
Previous approaches assume benchmarks are open source. However, most vendors are hesitant
to share proprietary code, making it infeasible to use an approach that exposes details about
the source code of the workload. To overcome this, a new benchmark that hides the functional
meaning of the original proprietary code yet exhibits similar performance is synthesized in [10]–
[12]. The program is first characterized, and then its characteristics are fed to a code generator
that creates a program with matching characteristics.
Our proposed methodology targets loop-dominant programs. In an approach similar to [8],
we exploit internal as well as cross-program repetitiveness. Rather than being solely based on
execution dynamics, we focus our analysis on critical program structures such as loops, to which a
large percentage of a program’s execution time [13] is attributed. Internal program repetitiveness,
known as the locality of reference property, is often stated in the 90/10 rule of thumb, which
means that a program typically spends 90% of its execution time in only 10% of its static
code [10]. Studying loops not only provides additional views, accuracy and lower simulation
time, but also opens up a new possibility to explore emerging programs using a combination of
these structures.
Isolating loops out of an entire benchmark ensures eliminating any resemblance to proprietary
codes. A number of researchers have looked at loop-centric analyses. The authors in [14] present a
set of loop-centric profiling tools; an instrumentation-based loop profiler, which uses basic blocks
to detect and account for the loops, and a light-weight sampling-based loop profiler, which has a
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faster profiling speed but provides less detailed information. The goal of their profiler is to help
exploit loop-level parallelism and expose program hotspots. Our loop-level analysis differs from
other loop-centric schemes in that it has the capability of extracting both microarchitecture-
independent [15] as well as dependent characteristics such as arithmetic intensity, instruction
mix, data reuse patterns, branch misprediction ratios, cache miss rates, etc. Once characterized,
the loops then undergo PCA, which has been shown to produce the most representative subsets
when more than 17 programs are used [16]. This leads to better absolute and relative accuracy of
CPI and energy-delay product (EDP) [16]. Besides the aforementioned advantages, the objective
of our framework is to allow developers to seamlessly locate and identify opportunities for
execution path optimizations without much effort. Finally, we devised a generic analysis and
simulation methodology based on the critical characterized loops.
The main contributions of the paper are:
• Reduce profiling/characterization time of workloads
• Propose advanced loop detection and isolation technique based on a novel metric
• Analyze benchmarks at the binary level to reduce IP restrictions
• Generate a micro-benchmark for each workload based on the instruction mix of the initial
workload
III. CHARACTERIZATION FRAMEWORK
Traditional characterization approaches either execute every instruction of the program or
sample execution periods. These approaches disregard program behavior characteristics. This
simplistic approach leads to a very slow characterization process since each assembly instruc-
tion is characterized during execution. For faster approaches, some have used processor-based
counters to collect characterization data. Though faster, processor counters make it difficult to
establish a clear mapping between the assembly code and their characterizations. The choice
between the mentioned approaches depends on whether one needs more details in a slower
solution or faster, less detailed characterization. In this work, we first study the nature of the
targeted applications. Using these findings we then design a framework that can efficiently
provide more details at lower computational cost.
To understand program behavior, 108 applications are studied from many open source work-
load sets, including, but not limited to the following: NPB [17], PARSEC [18], and HPCC [19].
The goal of this study is to understand the dominant programming structures in workloads to
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help optimize the characterization process. The relative time spent in different programming
structures is recorded as well. As shown in Fig. 2, more than 50% of programs spend more than
80% of their time executing loops. As a result, the first hypothesis is drawn: characterizing loops
alone might be sufficient to understand the entire workload, in loop-dominant applications.
Fig. 2: Relative time spent in loops by workloads.
In their simplest form, loops reduce code size by executing one or more instructions up to a
desired number of times. The example shown in Fig. 3 is for a linear loop that calculates the
sum of the elements in an array. The loop body, sum += array[i], will be executed the
same way as the size of the array. If the size of the array is 10, then sum + =array[i]
will be executed 10 times. Based on the previous fact that most programs spend a large amount
of time in loops and the fact that loop bodies are repetitive, the second hypothesis is drawn:
characterizing a single iteration of a linear-loop and modeling it across the total number of
iterations is sufficient to reduce characterization time while providing an accurate model of the
entire execution. However, what about non-linear loops?
1) Nested-loops: In the example shown in Fig. 4a, the outer loop accumulates the sum of the
first elements in each row of the matrix, while the inner loop accumulates the sum of all
the elements in the matrix. Our initial assumption fails in this case as the outer loop’s body
is not linear. Viewed differently, nested loops are a combination of linear loops. Identifying
each loop’s execution load would suffice to split a nested loop into multiple linear loops as
shown in Fig. 4b.
2) Conditional statements: In the example of Fig. 5a, the conditional statement counts the num-
ber of elements in the array that are divisible by 2. The first statement, sum += array[i],
executes in each iteration, while the rest of the code is divided into separate paths and thus the
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for i in range(0, len(array)-1):
sum += array[i]
Fig. 3: Pseudocode of a linear loop
for i in range(0, len(array)-1):
rowSum += array[i][0]
for j in range(0, len(array)-1):
sum += array[i][j]
(a) Initial nested loop
for i in range(0, len(array)-1):
rowSum += array[i][0]
for i, j in range(0, len(array)-1):
sum += array[i][j]
(b) Nested loops seperated
Fig. 4: Pseudocode of a nested loop
code does not execute linearly. Viewed differently, each branch of the conditional statement
could be considered as a separate loop. Adding to it the always-executing statement, two
linear loops are formed as shown in Fig. 5b.
Performing loop splittings on the source code is a difficult task however. To overcome this, the
characterization framework will analyze binary code, relying on basic block execution counts to
group loops together. This has a two-folded advantage, since characterization at the binary level
will give a clear view of what executes on the processor after compiler optimizations have been
applied.
A. Framework data flow
The dataflow of the proposed characterization tool “Efficient Loop Identifier and Characterizer”
(ELI-C) is shown in Fig. 6. The target of the framework is to identify linear loops within a
program and then characterize them. During the simulation phase, the program will be executed
simultaneously using both Gprof [20] and Valgrind [21] tools. Gprof is used to calculate the
absolute execution time spent in each function, while Valgrind’s internal tools, Callgrind and
Cachegrind, are used to extract instruction execution counts as well as cache misses for various
cache sizes, respectively. Using the instruction execution count, linear loops are identified using
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for i in range(0, len(array)):
sum += array[i]
if array[i] % 2 == 0:
divisbleByTwo++
else :
notDivisbleByTwo++
(a) Initial conditional loop
for i in range(...):
sum += array[i]
divisbleByTwo++
for i in range(...):
sum += array[i]
notDivisbleByTwo++
(b) Conditional loop split into dif-
ferent loops
Fig. 5: Pseudocode of a conditional loop
Fig. 6: ELI-C tool dataflow
a new proposed ratio, dubbed Execution Complexity Ratio ECR, and defined as:
ECR =
AEC
TEC
:

<1, for conditional statement
= 1, for serial code
>1, for loop code
(1)
where AEC is the Actual Execution Count or number of times the given assembly line is executed,
while the TEC is the Theoretical Execution Count or number of times the assembly line would
have executed if it was part of a serial function code. Alternatively, TEC is the number of times
the function in which the instruction resides has been called. In the function shown in Fig. 7a,
each assembly instruction will execute a number of times equal to the number of times the
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def FahrenheitToCelsius(f):
temp = f - 32
celsius = temp/1.8
return celsius
(a) Linear code
def SumArray(array):
for i in range(0,len(array)):
sum += array[i]
(b) Non-linear code
Fig. 7: ECR detection examples
function is called. On the other hand, in Fig. 7b, the instruction sum += array[i] will be
executed as many times as the loop is executed multiplied by the number of times the function
is called. The ECR ratio is calculated for each assembly line. Instructions having the same ECR
and located next to each other are considered part of the same loop. Loop bodies are then
isolated and characterized as a single entity. The characterizations are calculated for each loop
body separately as opposed to the entire program.
B. Direct Characterizations
Direct characterizations are characterizations computed cumulatively across each instruction
in a loop, independently from other instructions. They are further divided between computational
instructions and memory instructions.
1) Characterizations of Computational Instructions: The following parameters characterize
computational instructions:
• Loop iterations: Number of times the loop body is executed.
• Static instructions: Number of assembly instructions executed in the loop per iteration.
• Relative size: Static instructions are not indicative of the weight of the loop since a single-
instruction loop executing a million times could be performing more computations than a
1000-instruction, 10-iteration loop. This characterization shows the relative size of the dynamic
number of instructions executed by the loop relative to the total number of instructions
executed by the program:
Relative size =
Loop Iterations× Static Instructions
Number of Instructions Executed by Workload
• Scalar instructions: Number of single-operation, single-data instructions.
• Vector instructions: Number of single-operation, multiple-data (SIMD) instructions.
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• Floating-point instructions: High latency floating-point instructions require more cycles to
complete compared to integer instructions. It is essential to keep track of these instructions
to understand their effect on loops.
2) Characterizations of Memory Instructions: The following parameters characterize memory
instructions:
• Raw Bytes: The previous characterizations deal with the computational aspect of loops.
Memory is the other crucial part to characterize. The virtual memory system (VMS) starts
with cache and goes up to the disk storage. The Raw Bytes characterization represents the
sum of all data requests invoked by the loop to the VMS. It is further divided between
Bytes-Loaded and Bytes-Stored.
• Memory Accesses: Raw Bytes represent the data requests in bytes. Absolute numbers such
as 128 bytes, might not be indicative of the processor-memory interaction since a single
instruction might load the 128 bytes or it might be a one-byte load instruction executed 128
times. For a better understanding of how the memory bandwidth is used, memory accesses
are separated between data loads and stores. This characterization is further divided into
Scalar Loads, Scalar Stores, Vector Loads and Vector Stores.
• Filtered Bytes: Another problem with the Raw Bytes characterization is that it is not
representative of the behavior of the loop with respect to cache. Filtering memory references
through cache gives a better understanding of data reuse within a loop. The tool is able to
perform simulations for various cache sizes. This characterization is also indicative of the
size of the working set.
• Branch Mis-prediction Rate: To differentiate between linear and non-linear loops, one
can rely on branch mis-predictions. Linear loops exhibit the lowest mis-prediction rates,
followed by nested loops and conditional loops. Referring back to Fig. 4a, the loop-back
instruction of the inner loop will incur higher mis-predicted branches than that of the
outer loop. Given that each loop execution might have a different control flow graph, this
characterization allows us to estimate the confidence with which this loop is executed.
C. Indirect Characterizations
A program’s behavior cannot be captured solely using static characterisations. Indirect char-
acterizations compensate for the limited scope of the direct characterizations by modeling the
dynamic behavior of a program. Such characterizations require an extended view of previous
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and subsequent instructions to help classify the current instruction or the entire loop. Indirect
characterizations help in understanding the intended behavior of the loop at the source code level
by showing a broader view.
• Instruction classes: Classifying instructions according to their type requires tracking the
registers and their ultimate use. The ELI-C tool creates a buffer for each loop and keeps track
of registers and the way they are used. A careful breakdown of each instruction is taken into
consideration since some instructions do not have a destination register (e.g. j), while others
have the first operand also as a destination (add), and the rest have a separate register for
destination (mov). The following is a description of the classes of instructions:
1) Address Calculation Instructions: Architectural register limitations presented by the x86/64
architecture for example are compensated for by frequent spills to memory, and by pro-
viding more physical registers. The x86/64 ISA provides complex memory addressing
modes and thus some instructions, considered as overhead instructions, are used to calculate
memory addresses [22].
2) Control Instructions: They characterize the number of instructions that change the execution
flow of a loop, such as jumps and functions calls. This helps reveal, among other details,
if a loop for example is part of another nested loop.
3) Compute Instructions: Upon removing previous overhead instructions, pure compute in-
structions will remain. These instructions will carry out the computations required by the
loop. This characterization gives an indication of the amount of computations performed
by the loop.
• Memory Access Patterns: The main factor that affects the cache hit rate (Filtered Bytes),
is the memory access patterns. For example, using a simple hardware cache predictor, cache
misses will decrease if memory accesses of a loop follow a fixed-strided pattern. To discover
memory access patterns, the tool keeps track of static addresses of both memory reads and
writes, separately. For example, address [esp − 5] is stored as is rather than replacing esp
by its actual value. Although this hides out some indirect patterns, yet it reduces analysis
time. Our pattern detection algorithm is then run over the archived load and store addresses.
The algorithm will detect all patterns repeating more than 2 occurrences, e.g., −5,−5,−5,
or −5,+6,−5,+6,−5,+6, etc.
• Data Dependency: Execution bottlenecks are usually caused by long data-dependent com-
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putations. The longest dependency chain is determined by calculating the destination register
with the maximum time needed by its operands to be available in addition to the number of
clock cycles (CC) required to execute the instruction [23]. For example, consider the following
pseudo-instruction: add dest, reg1, reg2. Then,
tdest = max(treg1, treg2) + tadd (2)
is the dependency chain from the source registers of add to its destination register. Once the
loop executes, the longest dependency chain is calculated by traversing all registers:
Longest Dependency Chain = max
0≤i≤NumReg
tdesti . (3)
Using (3), the average Instruction-Level Parallelism (ILP) within a loop can be approximated
as
ILP ≈
Number of Static Instructions
Longest Dependency Chain
.
• Computation Models: The main disadvantage of binary characterization is that it hides the
computations performed at the source code level. To better understand what the application is
performing, this characterization captures and characterizes some known computational mod-
ules as defined by [24]. Loops with similar computation models will have higher similarity.
Of these computations, we consider:
– Stencil: Given a matrix, the current cell value is determined as a function of neighboring
cells (see Fig. 8a).
– Transpose: A mathematical process whereby columns are switched to rows and vice versa
(see Fig. 8b).
– Histogram: Traverse a data set counting the occurrence of unique elements (see Fig. 8c).
Histogram data is read from memory in a unified way, while storing is done randomly.
– Data Streaming: Load and manipulate data from several data sets, then store results back
(see Fig. 8d). Loaded elements often show a memory access pattern that decreases cache
misses.
In summary, workloads are divided into loops, which are then characterized as separate
entities. The loop-entity characterization are used as a behavioral model for loop dominant
workloads. Applying machine learning on these generated models will show and eliminate
workload similarity as presented in the following sections.
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(a) Stencil
(b) Matrix transpose
(c) Histogram
(d) Data streaming
Fig. 8: Computational models detected by framework: (a) Stencil, (b) matrix transpose, (c)
histogram, and (d) data streaming
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IV. ELIMINATION SCHEME
Starting with a set of workloads, our target is to obtain a reduced set while maintaining the
characterizations of the initial set. As an overview, this is achieved by:
1) Profiling the workloads using ELI-C
2) Creating a representative vector for each loop
3) Joining loop characterizations from the same workload to obtain a workload-specific signa-
ture vector
4) Calculating pair-wise workload similarity
5) Applying an elimination procedure on the workload set
Each of the above steps is refined to remove biasing and improve the resulting outcome as
discussed below.
A. Profiling and Data Collection
The first and simplest step is profiling the workloads using ELI-C. Assuming the workload set
has k loops in total, each having n characterizations, the output of the profiling step will be a
k × n matrix. The generated matrix is then forwarded for data preprocessing.
B. Data Preprocessing
To avoid false data analysis, as in any data mining problem, the given matrix is preprocessed
to remove noise and outlier samples. Preprocessing is carried out in two complementary ways.
Given the k × n matrix, the number of rows is reduced by data cleaning, and the number of
columns is reduced by data dimension reduction.
1) Data Cleaning: Data cleaning removes all records that bias the analysis. This process is
divided into 2 phases. The first phase removes loops that belong to non loop-dominant workloads.
The second phase removes loops that exhibit low execution time relative to their workloads.
Ultimately, we end up with a (k−x)×n matrix containing core loops with their characterizations,
where x is the total number of non-dominant loops.
2) Data Dimension Reduction: The gathered characterizations are split between architecture
dependent and independent. Correlation between characterizations results in data biasing and ul-
timately leads to a biased classification. It is difficult to detect and remove correlations manually.
Principle component analysis, PCA, is a commonly applied algorithm that removes correlation
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and reduces the dimensionality of a data set. Another source of data biasing is having different
ranges for various characterizations. For example, cache miss rates vary between 0 and 1, while
the number of floating-point instructions varies widely. To overcome data biasing, the collected
characterizations are normalized. The normalized output is a matrix whose numerical values range
between 0 and 1. The input to the PCA algorithm is the normalized matrix whose rows are the set
of reduced loops, and whose columns are the collected and normalized characterizations. PCA
computes new variables, called principle components (PCs), which are linear combinations of the
initial characterizations. The new characterizations (i.e., the PCs) are uncorrelated, independent,
and can be used to represent the loops in the classification algorithm. Yet again, the new PCs
have different scalings, so they are normalized before data classification. The output of PCA
will be a (k − x) × (n − y) normalized matrix, where y is the difference between the number
of characterizations and the PCs.
C. Data Classification
The normalized PC matrix contains representative features of each characterized loop. To
classify similar loops together, an Expectation Maximization (EM) algorithm from the popular
WEKA data mining toolkit [25] is used. The popular K-means algorithm is a specialized form
of an EM algorithm. EM is chosen because, unlike K-means, it decides on the optimal number
of clusters. EM starts with an initial set of parameters and iterates until clustering cannot be
improved any further (that is, until clustering converges or the change is sufficiently small).
The expectation step assigns objects to clusters according to the current fuzzy clustering or
parameters of probabilistic clusters. The maximization step sets the new clustering via parameters
that maximize the sum of squared error (SSE) in fuzzy clustering or the expected likelihood in
probabilistic model-based clustering. Once the algorithm is applied, each loop will have an
additional characterization specifying the cluster it belongs to, such that the output will be a
(k − x)× (n− y + 1) matrix.
D. Elimination
Given the initial workload set, elimination will remove one workload from workload-tuples
that are highly similar. The steps so far have concentrated around loop-level characterizations.
To quantify workload-tuple similarity, a higher level of abstraction needs to be captured from
the set of clustered loops. Each workload contains multiple loops, and each loop belongs to
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a cluster. Generating a workload-specific feature vector (FV) is achieved by iterating over the
output matrix and calculating the time each workload spends in each cluster. For n clusters, the
FV is of size n, and in which each element is the normalized sum of the time spent within each
cluster:
FVWorkloadi@Clustern = Workloadi ∩ Clustern.
Since workloads have different execution times, each FV is then normalized over the entire
execution time. From this point onward, the FVs are assumed to represent the benchmarks.
Using the FVs, workload-tuple similarity is calculated and elimination proceeds. The following
subsections introduce the elimination scheme step by step.
1) Similarity Score: Similar workloads are those that perform similar work. Quantifying
the similarity between workloads is done using a similarity metric, which we define as the
inner product of the feature vectors representing the two workloads. The similarity score ranges
between 0 and 1, and is mathematically calculated as follow:
Similarity (FVm, FVn) =
ClusterSize∑
i=1
FVm[i]× FVn[i].
2) Similarity Matrix: To visualize workload similarity, a 2D N × N symmetrical matrix
containing all the workloads is constructed, such that elements (i, j) and (i, j) in the matrix
have the same value. The similarity matrix is used to choose the workload-tuples that have the
highest similarity value, one of which will be eliminated.
3) Elimination Strategy: Workload elimination will remove one of the two workloads that
are highly similar. This process is executed on the similarity matrix, such that in each iteration,
the workload-tuple with the highest similarity score is chosen. Both of the chosen workloads
perform similar work, one of which will be eliminated. Similarity of each workload against the
remaining subset is calculated. Finally, the workload with lower similarity is removed.
4) Elimination Limit: Loops in the same cluster are similar and fall within “short distance” of
each other. To maintain the dynamic characterizations of a workload set, one needs to maintain
a certain number of loops within each cluster. Random elimination might lead to the removal
of all loops in a cluster. The structured elimination technique monitors the number of loops
within each cluster throughout the elimination iterations. Once an elimination round causes any
of the cluster sizes to drop below a certain threshold (say 50%), the eliminated workload is
re-inserted and elimination terminates. The threshold value of 50% was chosen to maintain a
balance between the remaining workloads and the characteristics of the workload set.
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E. Validation
To validate that the chosen subset of workloads is representative of the initial set and maintains
its behavior, three dynamic execution aspects are performed between the initial and final set on
different processor technologies. The validation metrics used are cycles-per-instruction (CPI),
scalability, and data sharing. These metrics are collected using Intel’s Sampling Enabling Product
(SEP) tool version 3.5, from Intel VTune Amplifier XE 2011.
V. SIMULATION AND EVALUATION
A. Experimental setup
The selected programs are compiled using Intel’s C++ Compiler from the Composer XE suite
2011 [26], then executed on ELI-C using a system with Intel Xeon E7-4860 processors. To ensure
fair workload-to-workload comparison, all programs are compiled using identical configuration
flags for speed and vectorization, as well as enabling aggressive loop transformations such as
fusion, block-unroll-and-jam, as well as collapsing if statements. Workload specific feature
vectors are then processed by the WEKA tool [25] using the EM clustering algorithm. To validate
that the new workload subset is representative of the initial set, three different generations of
Intel processors are used:
1) Intel Core i7-2600K: A 64-bit, 4-core, 8-thread processor running at 3.40GHz. It supports
Turbo boost 2.0 technology that can boost the clock speed up to 3.80GHz. It includes an
8MB smart cache system and a 5GT/s system bus.
2) Intel Core i7-975: A 64-bit, 4-core, 8-thread processor running at 3.33GHz. It supports Turbo
boost technology that can boost clock speed up to 3.6GHz. It includes an 8MB smart cache
system and a 6.4GT/s system bus.
3) Intel Core 2 Extreme CPU X9650: A 64-bit, 4-core, 4-thread processor running at 3.00GHz
equipped with a 12MB L2-cache and a 1333MHz system bus.
B. Workload Set
The initial workload set, mentioned in the Section 2, consists of several programs from various
workload suites. The programs are chosen from a variety of different application domains like
scientific computing, data-mining, etc. Many of the programs are included in popular benchmarks
like NAS Parallel Benchmarks, PARSEC, HPCC, NU benchmarks, etc. The programs are then
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executed using the ELI-C framework to collect loop characterizations. Each program is inter-
faced with the largest input data set that we could find. For example, the PARSEC benchmark
set provides several input sets, the largest of which is chosen. This choice ensures running
the most-common execution path the largest number of times. Given the workload set, loop
characterizations are collected for preprocessing. After the first data cleaning, programs with
low loop-level execution are removed. Finally, programs that have restricted IP and programs
whose total execution is immeasurable are removed. The remaining programs are shown in
Table I. Below is a description of the initial workload set before elimination.
The NAS Parallel Benchmarks (NPB) [17] are a well-known suite of benchmarks that proxy
scientific computing applications today. A total of ten benchmarks are included in the 2.3
version release of the suite. Seven out of the ten benchmarks are used in our study. The
included workloads are: CG, a conjugate gradient method used to compute an approximation to
the smallest eigenvalue of a large, sparse, symmetric positive definite matrix; EP, a massively
parallel kernel, generates pairs of Gaussian random deviates and tabulates the number of pairs
in successive square annuli; FT, solves a 3-D partial differential equation using the fast Fourier
transform (FFT); LU performs a synthetic computational fluid dynamic calculation by solving
regular-sparse, block lower and upper triangular systems; MG is a multi-grid calculation; SP,
similar to LU, performs a synthetic fluid dynamic problem; however, SP approaches the problem
by solving multiple independent systems of non-diagonally dominant, scalar, pentadiagonal
equations; finally, the UA benchmark [27], unlike the previous NAS workloads, involves some
irregular and dynamically changing memory accesses as it performs computations on an unstruc-
tured adaptive mesh.
The PARSEC benchmark suite [18], developed by Princeton University, represents a diverse
set of emerging applications. The PARSEC benchmarks differ from other benchmarks like
SPEC in that the applications are multi-threaded in order to take advantage of multi/many-
core architectures and they include emerging applications which mimic large-scale commercial
programs. The set contained two out of the ten benchmarks that are included in release version
2.1, namely StreamCluster, and Freqmine. Streamcluster is a data-mining application which,
given a stream of data points, finds a predetermined number of medians so that each point is
assigned to its nearest center. Freqmine, also a data-mining application, employs an array-based
version of the FP growth algorithm for Frequent Itemset Mining.
The HPCC benchmark version 1.4.1 [19] is a set of six well known and frequently used
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HPC kernels: DGEMM, HPL, Random Access, FFT, Transpose and Stream. They represent
a fundamental set of operations in many applications. Three workloads are selected, namely,
Stream, Random Access, and Gups to test the tool’s ability to identify similarity in memory
access patterns. Besides workloads from these three well-known benchmark suites, independently
developed parallel workloads are also included. These include two molecular dynamic workloads
– LAMMPS and MiniMD. LAMMPS [28] is an open source molecular dynamic simulator
provided by the Sandia National Laboratory [29] and used to model atomic interaction within
materials. MiniMD is part of the Mantevo application suite also provided by the Sandia National
Laboratory. MiniMD is a benchmark version of LAMMPS and both use the same algorithm.
Other applications are Water N-squared simulation and K-means from SPLASH2-benchmarks [30]
provided by Stanford University. Water N-squared evaluates forces and potentials that occur over
time in a system of water molecules. K-means implements the popular data mining clustering
algorithm. The finite difference solver (FDS) [31] used in seismic imaging is also included, as
well as a back-projection kernel used in MRI image reconstruction [32].
C. Data Cleaning
Starting with a total of 3000 loops, data cleaning reduces the set size down to 623 by
eliminating loops having low execution times. The distribution of loops among the different
workloads is shown in Table I. This data is normalized before removing correlations. PCA,
when applied, reduces the dimensions of the characterizations from 13 to 11 uncorrelated
characterizations. The set is again normalized resulting in a 623 × 11 normalized matrix on
which clustering will be applied.
D. Data Clustering
Using EM algorithm from WEKA [25], the loops are clustered and distributed among 6
clusters. Figure 9a shows workload-cluster distribution, and Fig. 9b shows distribution of loops
among the clusters. Cluster 4 joins loops from most programs, while the remaining clusters are
dispersed among the programs.
E. Calculation of Similarity Scores
The execution time of each loop is calculated by dividing the relative latency of the executed
instructions [33] within the loop by the cumulative latency of the instructions executed by the
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TABLE I: Input workload set
Workload Suite Description
Loop Exec.
Time
# Loops
Water N-squared SPLASH-2 Evaluates the force of water molecules 98% 149
Finite Element Solver Internal Developer
Finds approximate solutions to boundary value
problems for partial differential equations
94% 116
UA NAS Computations on unstructured adaptive mesh 87% 106
SP NAS
Solved synthetic fluid dynamics using multiple
independent systems
93% 40
Freqmine PARSEC Solves FP growth algorithm 89% 37
MRI Reconstruction Internal Developer MRI image reconstruction algorithm 90% 24
CG NAS Computes an approximation to the smallest eigenvalue 98% 24
MG NAS Multi-grid calculations 94% 21
Lammps
Sandia National
Laboratory
Molecular dynamic simulator 89% 16
FT NAS Solves a 3-D partial differential equation using FFT 95% 15
Streamcluster PARSEC Finds nearest center to streaming points 99% 15
Kmeans NU-MineBench Implements the Kmeans clustering algorithm 89% 13
Mini MD
Sandia National
Laboratory
Force computations for typical molecular
dynamics applications
96% 12
LU NAS Calculations of synthetic computational fluid dynamic 98% 12
Singlestream HPCC Measures sustainable memory bandwidth 97% 7
MPIRA HPCC Measures the rate of integer random updates of memory 96% 6
StarRA HPCC Computations on random memory accesses 99% 5
EP NAS
Generates pairs of Gaussian random deviates and
tabulates the number of pairs in successive square annuli
99% 5
entire program. The feature vector, indicating the time spent in each cluster for each program, is
calculated by summing the time of all the loops in the cluster and then normalizing. For every
workload-tuple, a similarity score is calculated as the inner dot product between the feature
vectors of both workloads, resulting in the similarity matrix shown in Fig. 10.
F. Elimination
Elimination starts from the similarity matrix. In each iteration, the workload tuple with the
highest similarity score is selected. Then, the similarity of both workloads is computed against
the remaining workloads. Finally, the workload with the lower similarity score is eliminated. The
relative cluster size after every iteration is shown in Fig. 11. After removing the 10th workload,
the size of cluster 4 is reduced to less than 50% of its initial size, which is our predetermined
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(a) Workload-cluster distribution (b) Loop distribution among clusters
Fig. 9: Workloads and loops divided into clusters
threshold to stop elimination. So we keep the 10th workload and end up with a final set of size
9. The similarity matrix of the final set is shown in Fig. 12.
G. Validation
The elimination scheme is able to reduce the set by 50% of its original size. Cluster 4 is the
dominant cluster before elimination, which justifies its quick reduction. To verify that the reduced
set is representative of the initial set, the programs are executed on the aforementioned Intel
processors. The following characterizations are collected: CPI, data sharing, and total execution
cycles when run with 1, 2, 4, and 8 threads. The characteristics of the final set are then compared
to those of the initial set, as shown in Fig. 13. Numerically, the CPI varies between 10%, 4%, 1%
on Intel Core 2 Extreme CPU X9650, Intel Core i7-2600K, and Intel Core i7-975, respectively
as shown in Fig. 13c. The highest difference is spotted on the Intel Core 2 Extreme CPU
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Fig. 10: Similarity matrix of initial workload set
Fig. 11: Variation of cluster sizes after each elimination iteration
Fig. 12: Similarity matrix of the reduced workload set
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(a) Thread speed-up (b) Data sharing variation
(c) CPI variation
Fig. 13: Comparison of dynamic characteristics
X9650. After studying the behavior of the programs on this system, the difference is attributed
to the fact that Intel Core 2 Extreme CPU X9650 is the oldest technology among processors
tested, and some of the programs showed slow execution. This can be observed by comparing
the CPI of HPCC MPIRA and HPCC SingleStream on the three generations of processors. As
shown in Fig. 14, the CPI is reduced by more than half between both generations. This CPI
drop is the highest drop between programs in the set. Since the workloads are simulated on the
higher performance processor and there is a CPI drop between simulated processors, then results
collected on the lower performing processor are expected to differ. The thread speed-up on Intel
Core i7-2600K varied between 4% and 5%, as shown in Fig. 13a. Finally, the variation in data
sharing is around 10%, as shown in Fig. 13b. The final subset attains a highly similar CPI and
thread speedup scores, while a larger margin of error is achieved by data sharing. This can be
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Fig. 14: HPCC bottleneck on older Intel generations
justified by the nature of the collected characterizations, which lacked any value to represent
data sharing.
To validate that our methodology is superior to random picking, a lengthy simulation with
10,000 iterations is run. At each iteration, 9 programs are randomly picked and their CPI variation
from the initial set is calculated. As marked using a round red dot in Fig. 15, there is a 10%
probability of getting a CPI variation similar or better than ours in both Fig. 15a and Fig. 15b
on Intel Core i7-975 and i7-2600K. The biggest difference of around 25% in Intel Core 2
Extreme shown in Fig. 15c is also attributed to the difference between generations of processors
as discussed previously.
VI. MICRO-BENCHMARKS
Upon validating our initial hypothesis we conclude that characterizing a single iteration of
loop-centric workloads is sufficient to understand the behavior of workloads. Hence, a loop-
dominant workload set can be represented by the loops within the different workloads. In
this section, we check the feasibility of isolating the loops from a program and automatically
generating a new micro-workload having the same instruction mix as the loops in the initial
program.
Compute-centric applications are one type of loop-dominant workloads since they rely on
manipulating large amounts of data by performing certain computations on them. These com-
putations can be viewed from two different perspectives. Firstly, from a program’s perspective,
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(a) Intel Core i7-975
(b) Intel Core i7-2600K
(c) Intel Core 2 Extreme CPU X9650
Fig. 15: CPI variation from random 9 workload sets
the accuracy of the final output is crucial to verify the program’s correctness regardless of the
type of instructions running the computation. For example, given inputs A and B, the execution
of an addition function should always generates the output (A+B), regardless of the type and
number of instructions used. This matter is crucial for software testing.
Secondly, from a processor’s perspective, the computations performed (namely executed in-
structions and their data sources such as registers and memory) are more important than knowing
the actual values of A and B and testing the accuracy of their sum. Therefore, the correctness
of the result is not of major concern to the processor since it is interpreted from a programmer’s
point of view. As a result, collecting the set of executed assembly instructions and ensuring that
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for(temp=0;temp<2727;temp++)
Fig. 16: Initial program for loop condition
\\Start of loop
__asm__("mov \$0, %ecx;\n.L0\n")
\\End and increment loop
__asm__("addl \$0x1, %ecx; )
__asm__("cmp \$AA7, %ecx;")
__asm__("jle .L0;")
Fig. 17: Automated micro-benchmark for loop condition
they execute would guarantee, from a processor’s point of view, that the behavior of the original
workload is faithfully emulated.
In order to achieve this task, a tool is developed and published online (https://bitbucket.
org/shacs/ubenchmark). Given any x86 binary compiled with debugging (-pg) flags, this tool
generates a new C++ micro-workload having identical loop instruction execution mix as the
initial program. The input data set will be random, but as previously discussed, this issue is not
a major concern from a characterization perspective.
A. Work flow
Similar to the previously described tool ELI-C, binaries given to the tool script are simulated
using Valgrind to generate the assembly line execution counts. Each loop is then isolated and
mapped to a standalone function in the micro-workload. Control instructions in the initial program
in Fig. 16 are transformed as shown Fig. 17.
The generated micro-workload contains n functions, where n is the total number of standalone
loops in the initial program. Within each function, a loop iterates over the number of iterations
executing the loop’s initial assembly instructions.
B. Avoiding Pitfalls
Compilers perform complex operations when transforming source code to binary. It is an
oversimplification to simply detach excerpts of assembly code and combine them in a new
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TABLE II: Workload versus micro-workload
Workload No. of Loops Workload Instruction Count Micro-workload Instruction Count
Freqmine 57 500,417,113,277 35,457,906
Canneal 17 53,318,055,570 4,134,073
Streamcluster 11 139,424,798,411 3,558,162
Swaptions 15 37,855,234,863 1,319,935
Blackscholes 4 7,776,110,497 2,712,197
workload and expect it to work. Since compilers are platform dependent, the generated C++
file should be processed when migrating to a new platform. The following section introduces
scenarios that should be avoided to ensure reproducing an executable micro-benchmark.
1) Loop bounds: As shown in Fig. 17, the automatically generated loop bounds depend on
%ecx register. As a result, if any instruction in the loop body alters the %ecx register it modifies
the loop’s execution count. Since we only care about hardware correctness, then replacing %ecx
register with another register suffices to overcome this issue.
2) Nested Loops/Conditionals within Loops: Although nested loops and conditionals within
loops might seem uneasy to imitate, yet as previously discussed, breaking non-linear loops into
code blocks that execute linearly depending on the number of times each path executes solves
the issue. This approach preserves the number of times each assembly line is executed. However,
it is not an easy job to do when these nested structures execute the same number of times. This
results in a single loop body with a conditional jump in it. Since data is randomly accessed in
the micro-workload, there is no guarantee that it executes the same number of times. In this case
processing the body of the loop and removing all known jump instructions ensures execution
correctness.
3) Out-of-Range Memory Accesses: Memory accesses present another problem. Both writes
and reads should access the same location they were intended to access in order to preserve the
original program’s memory usage patterns. However, since memory is dependent on the overhead
instructions that the compiler generates, it is difficult to reproduce the behavior exactly, and this
might lead to segmentation faults. In this case, preprocessing all memory access and ensuring
the offset is valid, is a required step.
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C. Simulation Results
To validate the effectiveness of our micro-workload generator, we simulate 5 programs from
the PARSEC benchmark suite, and after post-processing with a platform script, we obtain 5
executable micro-workloads. The number of loops in the program as well as a comparison
between the program and micro-workload is shown in Table II.
Upon inspection, the micro-workloads match the initial programs’ loop execution counts and
instruction mix. The transformation between workloads and micro-workloads is beneficial to
save simulation time when investigating a benchmark’s instruction mix. It is also feasible to join
multiple micro-benchmarks in the same program thus reducing execution of multiple benchmarks
into the same benchmark.
VII. CONCLUSIONS
A novel methodology that reduces the size of a workload set used to characterize a proces-
sor’s performance has been proposed. The methodology, which is targeted for loop-dominant
programs, characterizes programs in the workload set, and then eliminates similar programs.
First, characterizations are used to form a feature vector that provides a signature for each
loop. By processing all such vectors through machine learning techniques, loops are categorized
into categories having similar loop structures. Remapping workloads into a unique set of loop
structures allows generating a signature vector for each program. Similarity between program
pairs is then calculated as the inner product of the signature vectors of both programs. Using a
systematic elimination process on the similarity scores, an initial set of workloads can then be
reduced to a smaller representative subset. This approach reduces simulation time solely based
on the fact that loops are the essential driving engine for most compute intensive workloads,
and thus they should be driving the subsetting algorithm.
While the proposed framework reduces the size of a workload set in order to reduce simulation
time, this framework has been also extended to generate micro-benchmarks that are unique and
representative of any workload set. These micro-benchmarks can be used in simulations for
processor design as well. Overall, by characterizing workloads at the loop-level, the proposed
framework not only achieves more accurate and meaningful subsetting of the workloads, but
also opens up the possibility to leverage distinct loops for exploring the behavior of emerging
workloads.
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